Nvidia revealed that it is able to disable specific units, Each and every containing 256 KB of L2 cache and eight ROPs, without the need of disabling entire memory controllers.[216] This comes at the expense of dividing the memory bus into superior pace and minimal pace segments that can't be accessed at the same time Except a single section is ex… Read More